

# LC<sup>2</sup>MOS Quad 14-Bit DAC

AD7836

FEATURES
Four 14-Bit DACs in One Package
Voltage Outputs
Separate Offset Adjust for Each Output
Reference Range of ±5 V

Maximum Output Voltage Range of  $\pm 10$  V Clear Function to User-Defined Code 44-Pin PQFP Package

APPLICATIONS

Process Control
Automatic Test Equipment
General Purpose Instrumentation

## **GENERAL DESCRIPTION**

The AD 7836 contains four 14-bit DACs on one monolithic chip. It has output voltages with a full-scale range of  $\pm 10$  V from reference voltages of  $\pm 5$  V.


The AD 7836 accepts 14-bit parallel loaded data from the external bus into one of the input latches under the control of the  $\overline{WR}$ ,  $\overline{CS}$  and DAC channel address pins, A0-A2.

The DAC outputs are updated individually, on reception of new data. In addition, the SEL input can be used to apply the user programmed value in DAC Register E to all DACs, thus setting all DAC output voltages to the same level. The contents of the DAC data registers are not affected by the SEL input.

Each DAC output is buffered with a gain of two amplifier into which an external DAC offset voltage can be inserted via the DUTGNDx pins.

The AD 7836 is available in a 44-pin PQFP package.

#### **FUNCTIONAL BLOCK DIAGRAM**



Parameter	Α	Units	Test Conditions/Comments
ACCURACY Resolution Relative Accuracy Differential Nonlinearity Full-Scale Error Zero-Scale Error Gain Error Gain Temperature Coefficient <sup>2</sup> DC Crosstalk <sup>2</sup>	14 ±2 ±0.9 ±8 ±8 ±2 20 40	Bits LSB max LSB max LSB max LSB max LSB max mV typ ppm FSR/°C typ ppm FSR/°C max µV max	G uaranteed M onotonic Over T emperature $V_{REF}(+)=+5\ V,\ V_{REF}(-)=-5\ V.\ T\ ypically\ within\ \pm 1\ L\ SB$ $V_{REF}(+)=+5\ V,\ V_{REF}(-)=-5\ V.\ T\ ypically\ within\ \pm 1\ L\ SB$ $V_{REF}(+)=+5\ V,\ V_{REF}(-)=-5\ V$ See T erminology. $R_L=5\ k\Omega$
REFERENCE INPUTS DC Input Resistance Input Current V <sub>REF</sub> (+) Range V <sub>REF</sub> (-) Range [V <sub>REF</sub> (+) - V <sub>REF</sub> (-)]	100 ±1 0/+5 -5/0 2/10	M Ω typ μA max V min/max V min/max V min/max	Per Input. T ypically ±20 nA  For Specified Performance. Can Go as Low as 0 V, but Performance N ot Guaranteed
OUTPUT CHARACTERISTICS Output Voltage Swing Short Circuit Current Resistive Load Capacitive Load	±10 25 5 50	V min mA max kΩ min pF max	2 × (V <sub>REF</sub> (-)+[V <sub>REF</sub> (+)-V <sub>REF</sub> (-)]•D) - V <sub>DUTDGN</sub> To 0 V To 0 V
DIGITAL INPUTS  V <sub>INH</sub> , Input High Voltage  V <sub>INL</sub> , Input Low Voltage  I <sub>INH</sub> , Input Current  C <sub>IN</sub> , Input Capacitance	2.4 0.8 ±10 10	V min V max μA max pF max	T otal for All Pins
POWER REQUIREMENTS  V <sub>CC</sub> V <sub>DD</sub> V <sub>SS</sub> Power Supply Sensitivity	5.0 15.0 -15.0	V nom V nom V nom	±5% for Specified Performance ±5% for Specified Performance ±5% for Specified Performance
$\Delta$ F ull Scale/ $\Delta$ V $_{DD}$ $\Delta$ F ull Scale/ $\Delta$ V $_{SS}$ $^{\dagger}$ cc $^{\dagger}$ $_{DD}$ $^{\dagger}$ $_{SS}$	110 100 0.5 8 14 14	dB typ dB typ mA max mA max mA max mA max	V <sub>INH</sub> = V <sub>CC</sub> , V <sub>INL</sub> = D G N D . Dynamic C urrent V <sub>INH</sub> = 2.4 V min, V <sub>INL</sub> = 0.8 V max Outputs U nloaded. T ypically 7 mA Outputs U nloaded. T ypically 7 mA

# AC PERFORMANCE CHARACTERISTICS (These characteristics are included for Design Guidance and are not subject to production testing.)

Parameter	Α	Units	Test Conditions/Comments
DYNAMIC PERFORMANCE			
Output Voltage Settling Time	16	μs typ	Full-Scale C hange to $\pm 1/2$ LSB. DAC Latch C ontents Alternately Loaded with All 0s and All 1s
D igital-to-Analog G litch Impulse	150	nV-s typ	M easured with $V_{REF}(+) = +5 \text{ V}$ , $V_{REF}(-) = -5 \text{ V}$ . DAC Latch Alternately Loaded with 1FFF H ex and 2000 H ex. N ot D ependent on Load Conditions
DC Output Impedance	0.3	$\Omega$ max	See T erminology
Channel-to-Channel Isolation	115	dB typ	See T erminology
DAC-to-DAC Crosstalk	10	nV-s typ	See T erminology
Digital Crosstalk	10	nV-s typ	Feedthrough to DAC Output Under Test Due to Change in Digital Input Code to Another Converter
Digital Feedthrough Output Noise Spectral Density	0.2	nV-s typ	Effect of Input Bus Activity on DAC Output Under Test
@ 1 kH z	40	nV/√ <del>Hz</del> typ	All 1s Loaded to DAC. $V_{REF}(+) = V_{REF}(-) = 0 V$

-2-REV. 0

<sup>&</sup>lt;sup>1</sup>T emperature range for A Version: -40°C to +85°C

<sup>&</sup>lt;sup>2</sup>G uaranteed by design.

Specifications subject to change without notice.

# TIMING SPECIFICATIONS $^1$ ( $v_{cc}$ = +5 v ± 5%; $v_{dd}$ = +15 v ± 5%; $v_{ss}$ = -15 v ± 5 %; AGND = DGND = 0 v)

Parameter	Limit at T <sub>MIN</sub> , T <sub>MAX</sub>	Units	Description
$\overline{t_1}$	15	ns min	A0, A1, A2 to WR Setup Time
$t_2^-$	0	ns min	A0, A1, A2 to $\overline{\mathrm{WR}}$ Hold Time
$\bar{t_3}$	0	ns min	CS to WR Setup Time
t <sub>4</sub>	0	ns min	$\overline{\mathrm{WR}}$ to $\overline{\mathrm{CS}}$ Hold Time
t <sub>5</sub>	44	ns min	WR Pulse Width
t <sub>6</sub>	15	ns min	D ata Setup T ime
t <sub>7</sub>	4.5	ns min	D ata H old T ime
t <sub>8</sub>	44	ns min	WR Pulse Interval
$t_{9}^{T}$	16	μs typ	Settling Time
t <sub>10</sub>	300	ns max	CLR Pulse Activation Time

#### NOTES

Specifications subject to change without notice.




Figure 1. Timing Diagram

REV. 0 -3-

 $<sup>^{1}</sup>AII$  input signals are specified with tr = tf = 5 ns (10% to 90% of 5 V) and timed from a voltage level of 1.6 V.

<sup>&</sup>lt;sup>2</sup>Rise and fall times should be no longer than 50 ns.

## ABSOLUTE MAXIMUM RATINGS1

ADSOLUTE MAXIMUM NATINGS
$(T_A = +25^{\circ}C \text{ unless otherwise noted})$
$V_{CC}$ to DGND0.3 V, +7 V or $V_{DD}$ + 0.3 V (Whichever Is Lower)
$V_{DD}$ to AGND0.3 V, +17 V
$V_{SS}$ to AGND+0.3 V, -17 V
AGND to DGND0.3 V, +0.3 V
D igital Inputs to D G N D $\dots -0.3 \text{ V}, \text{ V}_{\text{CC}} + 0.3 \text{ V}$
$V_{REF}(+)$ to $V_{REF}(-)$
$V_{REF}(+)$ to AGND
$V_{REF}(-)$ to AGND
DUTGND to AGND
$V_{OUT}$ (A-D) to AGND
O perating T emperature R ange
Industrial (A Version)40°C to +85°C
Storage Temperature Range65°C to +150°C
Junction T emperature +150°C

PQFP Package, Power Dissipation	
L ead T emperature, Soldering	33 0,11
Vapor Phase (60 sec)	+215°C
Infrared (15 sec)	+220°C

#### NOTES

<sup>1</sup>Stresses above those listed under "A bsolute M aximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## **ORDERING GUIDE**

Model	Temperature Range	Linearity Error (LSBs)	DNL (LSBs)	Package Option*
AD 7836AS	-40°C to +85°C	±2	±0.9	S-44

-4-

### CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD 7836 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



REV. 0


 $<sup>^2\</sup>mbox{T}$  ransient currents of up to 100 mA will not cause SCR latch-up.

<sup>\*</sup>S = Plastic Quad Flatpack (PQFP).

# **PIN DESCRIPTION**

Pin Mnemonic	Description
V <sub>cc</sub>	Logic Power Supply; +5 V ± 5%.
$V_{SS}$	N egative Analog Power Supply; $-15 \text{ V} \pm 5\%$ .
$V_{DD}$	Positive Analog Power Supply; +15 V $\pm$ 5%.
DGND	Digital Ground.
AGND	Analog Ground.
$V_{REF}(+)A$ , $V_{REF}(-)A$	Reference Inputs for DAC A. These reference voltages are referred to AGND.
$V_{REF}(+)B$ , $V_{REF}(-)B$	Reference Inputs for DAC B. These reference voltages are referred to AGND.
$V_{REF}(+)C$ , $V_{REF}(-)C$	Reference Inputs for DAC C. These reference voltages are referred to AGND.
$V_{REF}(+)D$ , $V_{REF}(-)D$	Reference Inputs for DAC D. These reference voltages are referred to AGND.
$V_{OUT}A \dots V_{OUT}D$	DAC Outputs.
CS	L evel-T riggered C hip Select Input (active low). The device is selected when this input is low.
DB0DB13	Parallel Data Inputs. The AD 7836 can accept a straight 14-bit parallel word on DB0 to DB13 where DB13 is the MSB and DB0 is the LSB.
A0, A1, A2	Address inputs. A0, A1 and A2 are decoded to select one of the five input latches for a data transfer.
CLR	Asynchronous Clear Input (level sensitive, active low). When this input is low, all analog outputs are switched to the externally set potential on the DUTGND pin. The contents of data registers A to E are not affected when the CLR pin is taken low. When CLR is brought back high, the DAC outputs revert back to their original outputs as determined by the data in their data registers.
$\overline{\mathrm{WR}}$	L evel-T riggered Write Input (active low), when active and used in conjunction with $\overline{\text{CS}}$ to write data to the AD 7836 input buffer. Data is latched into the selected data register on the rising edge of $\overline{\text{WR}}$ .
DUTGND A	D evice Sense Ground for DAC A. Vout A is referenced to the voltage applied to this pin.
DUTGND B	Device Sense Ground for DAC B. Vout B is referenced to the voltage applied to this pin.
DUTGND C	D evice Sense Ground for DAC C. Vout C is referenced to the voltage applied to this pin.
DUTGND D	D evice Sense Ground for DAC D. Vout D is referenced to the voltage applied to this pin.
SEL	Select pin, active high level triggered input. When the SEL input is high, the user programmed value in DATAREG E will be loaded into all DAC registers and the DAC outputs updated accordingly. The contents of the other DATA REGs (A-D) will not be affected by the SEL pin.

# **PIN CONFIGURATION**



REV. 0 -5-

# **TERMINOLOGY**

# **Relative Accuracy**

Relative accuracy or endpoint linearity is a measure of the maximum deviation from a straight line passing through the endpoints of the DAC transfer function. It is measured after adjusting for zero error and full-scale error and is normally expressed in L east Significant Bits or as a percentage of full-scale reading.

# **Differential Nonlinearity**

Differential nonlinearity is the difference between the measured change and the ideal  $1\,\text{LSB}$  change between any two adjacent codes. A specified differential nonlinearity of  $1\,\text{LSB}$  maximum ensures monotonicity.

#### DC Crosstalk

Although the common input reference voltage signals are internally buffered, small IR drops in the individual DAC reference inputs across the die can mean that an update to one channel can produce a dc output change in one or other of the channel outputs.

The four DAC outputs are buffered by op amps that share common  $V_{DD}$  and  $V_{SS}$  power supplies. If the dc load current changes in one channel (due to an update), this can result in a further dc change in one or other channel outputs. This effect is most obvious at high load currents and reduces as the load currents are reduced. With high impedance loads the effect is virtually unmeasurable.

### **Output Voltage Settling Time**

This is the amount of time it takes for the output to settle to a specified level for a full-scale input change.

### Digital-to-Analog Glitch Impulse

This is the amount of charge injected into the analog output when the inputs change state. It is specified as the area of the glitch in nV-secs. It is measured with  $V_{REF}(+)=+5$  V and  $V_{REF}(-)=-5$  V and the digital inputs toggled between 1FFFHEX and 8000H.

## Channel-to-Channel Isolation

Channel-to-channel isolation refers to the proportion of input signal from one DACs reference input that appears at the output of the other DAC. It is expressed in dBs.

# **DAC-to-DAC Crosstalk**

DAC-to-DAC crosstalk is defined as the glitch impulse that appears at the output of one converter due to both the digital change and subsequent analog O/P change at another converter. It is specified in nV-s.

#### Digital Crosstalk

The glitch impulse transferred to the output of one converter due to a change in digital input code to the other converter is defined as the digital crosstalk and is specified in nV-s.

# Digital Feedthrough

When the device is not selected, high frequency logic activity on the device's digital inputs can be capacitively coupled both across and through the device to show up as noise on the  $V_{\text{OUT}}$  pins. This noise is digital feedthrough.

# **DC Output Impedance**

This is the effective output source resistance. It is dominated by package lead resistance.

#### Full-Scale Error

This is the error in DAC output voltage when all 1s are loaded into the DAC latch. Ideally the output voltage, with all 1s loaded into the DAC latch, should be 2  $V_{REF}(+)$  – 1 LSB. Full-scale error does not include zero-scale error.

#### Zero-Scale Error

Zero-scale error is the error in the DAC output voltage when all 0s are loaded into the DAC latch. Ideally the output voltage, with all 0s in the DAC latch should be equal to  $2\ V_{REF}(-)$ . Zero-scale error is mainly due to offsets in the output amplifier.

#### Gain Error

Gain Error is defined as (Full-Scale Error) - (Zero-Scale Error).

# GENERAL DESCRIPTION DAC Architecture—General

Each channel consists of a segmented 14-bit R-2R voltage-mode DAC. The full-scale output voltage range is equal to twice the reference span of  $V_{REF}(+) - V_{REF}(-)$ . The DAC coding is straight binary; all 0s produces an output of  $2 V_{REF}(-)$ ; all 1s produces an output of  $2 V_{REF}(+) - 1 LSB$ .

The analog output voltage of each DAC channel reflects the contents of its own DAC latch. Data is transferred from the external bus to the input register of each DAC latch on a per channel basis. The AD7836 has a feature whereby using the A2 pin, data can be transferred from the input data bus to all four input registers simultaneously.

Bringing the  $\overline{CLR}$  line low switches all the signal outputs,  $V_{OUT}A$  to  $V_{OUT}D$ , to the voltage level on the DUTGND pin. When  $\overline{CLR}$  signal is brought back high the output voltages from the DACs will reflect the data stored in the relevant DAC registers.

#### Data Loading to the AD 7836

-6-

D ata is loaded into the AD 7836 in straight parallel 14-bit wide words.

The DAC output voltages,  $V_{OUT}A-V_{OUT}D$  are updated to reflect new data in the DAC input registers.

The actual DAC input register that is being written to is determined by the logic levels present on the devices address lines, as shown in Table I.

Table I. Address Line Truth Table

A2	A1	A0	DAC Selected
0	0	0	DATA REG A (DAC A)
0	0	1	DATA REG B (DAC B)
0	1	0	DATA REG C (DAC C)
0	1	1	DATA REG D (DAC D)
1	0	0	DATA REG E
1	1	1	DATA REG A-D

# **Typical Performance Characteristics- AD7836**




Figure 2. Typical INL Plot




Figure 3. Typical DNL Plot




Figure 4. Typical INL Error vs. Temperature




Figure 5. Typical DNL Error vs. Temperature




Figure 6. Offset and Full-Scale Error vs. Temperature




Figure 7. I<sub>CC</sub> vs. Temperature




Figure 8. Typical Digital/Analog Glitch Impulse




Figure 9. Settling Time (+)





Figure 10. I<sub>DD</sub>/I<sub>SS</sub> vs. Temperature

REV. 0 -7-

## **Unipolar Configuration**

Figure 11 shows the AD 7836 in the unipolar binary circuit configuration. The  $V_{REF}(+)$  input of the DAC is driven by the AD 586, a +5 V reference.  $V_{REF}(-)$  is tied to ground. Table II gives the code table for unipolar operation of the AD 7836. Other suitable references include the REF02, a precision 5 V reference, and the REF195, a low dropout, micropower precision +5 V reference.



\*ADDITIONAL PINS OMITTED FOR CLARITY

Figure 11. Unipolar +5 V Operation

Offset and gain may be adjusted in Figure 2 as follows: To adjust offset, disconnect the  $V_{REF}(-)$  input from 0 V, load the DAC with all 0s and adjust the  $V_{REF}(-)$  voltage until  $V_{OUT}=0$  V. For gain adjustment, the AD 7836 should be loaded with all 1s and R1 adjusted until  $V_{OUT}=10$  V(16383/16384) = 9.999389.

M any circuits will not require these offset and gain adjustments. In these circuits R1 can be omitted. Pin 5 of the AD 586 may be left open circuit and Pin 2 ( $V_{RFF}(-)$ ) of the AD 7836 tied to 0 V.

Table II. Code Table for Unipolar Operation

Bina MSB	ry Numb	er in DAC	Analog Output (V <sub>OUT</sub> )	
11	1111	1111	1111	2 V <sub>REF</sub> (16383/16384) V
10	0000	0000	0000	2 V <sub>REF</sub> (8192/16384) V
01	1111	1111	1111	2 V <sub>RFF</sub> (8191/16384) V
00	0000	0000	0001	2 V <sub>RFF</sub> (1/16384) V
00	0000	0000	0000	0 V

NOTE

 $V_{REF}=V_{REF}(+);~V_{REF}(-)=0$  V for unipolar operation. For  $V_{REF}(+)=+5$  V, 1 L SB =+10 V/2  $^{14}=+10$  V/16384 =610  $\mu V.$ 

# **Bipolar Configuration**

Figure 12 shows the AD 7836 set up for  $\pm 10$  V operation. The AD 588 provides precision  $\pm 5$  V tracking outputs that are fed to the  $V_{REF}(+)$  and  $V_{REF}(-)$  inputs of the AD 7836. The code table for bipolar operation of the AD 7836 is shown in Table III.

In Figure 12, full-scale and bipolar zero adjustments are provided by varying the gain and balance on the AD 588. R2 varies the gain on the AD 588 while R3 adjusts the offset of both the +5 V and -5 V outputs together with respect to ground.

For bipolar-zero adjustment, the DAC is loaded with  $1000\dots0000$  and R3 is adjusted until  $V_{\text{OUT}}=0$  V. Full scale is adjusted by loading the DAC with all 1s and adjusting R2 until  $V_{\text{OUT}}=10(8191/8192)$  V = 9.998779 V.

When bipolar-zero and full-scale adjustment are not needed, R2 and R3 can be omitted. Pin 12 on the AD 588 should be connected to Pin 11 and Pin 5 should be left floating.




Figure 12. Bipolar ±5 V Operation

Table III. Code Table for Bipolar Operation

Binary Number in DAC Latch MSB LSB				Analog Output (V <sub>OUT</sub> )
11	1111	1111	1111	2[V <sub>REF</sub> (-) + V <sub>REF</sub> (16383/16384)] V
10	0000	0000	0001	2[V <sub>REF</sub> (-) + V <sub>REF</sub> (8193/16384)] V
10	0000	0000	0000	2[V <sub>REF</sub> (-) + V <sub>REF</sub> (8192/16384)] V
01	1111	1111	1111	2[V <sub>REF</sub> (-) + V <sub>REF</sub> (8191/16384)] V
00	0000	0000	0001	2[V <sub>REF</sub> (-) + V <sub>REF</sub> (1/16384)] V
00	0000	0000	0000	2[V <sub>REF</sub> (-)] V

NOTE

-8-

 $V_{REF} = (V_{REF}(+) - V_{REF}(-)).$ 

For  $V_{REF}(+) = +5 V$ , and  $V_{REF}(-) = -5 V$ ,  $V_{REF} = 10 V$ ,  $1 LSB = 2 VREF V/2^{14} = 20 V/16384 = 1220 \mu V$ .

# **CONTROLLED POWER-ON OF THE OUTPUT STAGE**

A block diagram of the output stage of the AD 7836 is shown in Figure 13. It is capable of driving a load of 5 k $\Omega$  in parallel with 50 pF.  $G_1$  to  $G_6$  are transmission gates that are used to control the power on voltage present at  $V_{\text{OUT}}$ . On power up  $G_1$  and  $G_2$  are also used in conjunction with the  $\overline{\text{CLR}}$  input to set  $V_{\text{OUT}}$  to the user defined voltage present at the DUT GND pin. When  $\overline{\text{CLR}}$  is taken back high the DAC outputs reflect the data in the DAC registers.




Figure 13. Block Diagram of AD7836 Output Stage

#### Power-On with CLR Low

The output stage of the AD 7836 has been designed to allow output stability during power-on. If  $\overline{\rm CLR}$  is kept low during power-on, then just after power is applied to the AD 7836, the situation is as depicted in Figure 14.  $G_1$ ,  $G_4$  and  $G_6$  are open while  $G_2$ ,  $G_3$  and  $G_5$  are closed.




Figure 14. Output Stage with  $V_{DD}$  < 10 V

 $V_{OUT}$  is kept within a few hundred millivolts of DUTGND via  $G_5$  and a  $6\mathrm{k}\Omega$  resistor. This thin-film resistor is connected in parallel with the gain resistors of the output amplifier. The output amplifier is connected as a unity gain buffer via  $G_3$ , and the DUTGND voltage is applied to the buffer input via  $G_2$ . The amplifier's output is thus at the same voltage as the DUTGND pin. The output stage remains configured as in Figure 14 until the voltage at  $V_{DD}$  and  $V_{SS}$  reaches approximately  $\pm 10$  V. By now the output amplifier has enough headroom to handle signals at its input and has also had time to settle. The internal power-on circuitry opens  $G_3$  and  $G_5$  and closes  $G_4$  and  $G_6$ . This situation is shown in Figure 15. Now the output amplifier is configured in its noise gain configuration via  $G_4$  and  $G_6$ . The DUTGND voltage is still connected to the noninverting input via  $G_2$  and this voltage appears at  $V_{OUT}$ .




Figure 15. Output Stage with  $V_{DD} > 10 \text{ V}$  and  $\overline{\text{CLR}}$  Low

 $V_{OUT}$  has been disconnected from the DUTGND pin by the opening of G  $_5$  but will track the voltage present at DUTGND via the configuration shown in Figure 15.

When  $\overline{CLR}$  is taken back high, the output stage is configured as shown in Figure 16. The internal control logic closes  $G_1$  and opens  $G_2$ . The output amplifier is connected in a noninverting gain of two configuration. The voltage that appears on the Voutpins is determined by the data present in the DAC registers. To set all output voltages to the same known state, a write to DATA REG E with the SEL pin high allows all DAC registers to be updated with the same data.




Figure 16. Output Stage After CLR Is Taken High

# Power-On with CLR High

If  $\overline{CLR}$  is high on the application of power to the device, the output stages of the AD 7836 are configured as in Figure 17 while  $V_{DD}/V_{SS}$  are less than  $\pm 10$  V.  $G_1$  is closed and  $G_2$  is open thereby connecting the output of the DAC to the input of its output amplifier.  $G_3$  and  $G_5$  are closed while  $G_4$  and  $G_6$  are open thus connecting the output amplifier as a unity gain buffer.  $V_{OUT}$  is connected to DUTGND via  $G_5$  through a 6 k $\Omega$  resistor until  $V_{DD}$  and  $V_{SS}$  reach approximately  $\pm 10$  V.




Figure 17. Output Stage Powering Up with  $\overline{CLR}$  High While  $V_{DD}V_{SS}$  < $\pm 10~V$ 

When the supplies reach  $\pm 10$  V, the internal power on circuitry opens  $G_3$  and  $G_5$  and closes  $G_4$  and  $G_6$  configuring the output stage as shown in Figure 18.




Figure 18. Output Stage Powering Up with  $\overline{CLR}$  High When  $V_{DD}/V_{SS}$  >±10 V

REV. 0 \_9\_


## **DUTGND Voltage Range**

During power-on, the V<sub>OUT</sub> pins of the AD7836 are connected to the relevant DUTGND pins via  $G_6$  and the 6  $k\Omega$  thin-film resistor. The DUTGND potential must obey the max ratings at all times. Thus, the voltage at DUTGND must always be within the range V<sub>SS</sub> – 0.3 V, V<sub>DD</sub> + 0.3 V. H owever, in order that the voltages at the V<sub>OUT</sub> pins of the AD7836 stay within  $\pm 2$  V of the relevant DUTGND potential during power-on, the voltage applied to DUTGND should also be kept within the range AGND – 2 V, AGND + 2 V.

Once the AD 7836 has powered on and the on-chip amplifiers have settled, any voltage that is now applied to the DUTGND pin is subtracted from the DAC output which has been gained up by a factor of two. Thus, for specified operation, the maximum voltage that can be applied to the DUTGND pin increases to the maximum allowable  $2 \times V_{REF}(+)$  voltage, and the minimum voltage that can be applied to DUTGND is the minimum  $2 \times V_{REF}(-)$  voltage. After the AD 7836 has fully powered on, the outputs can track any DUTGND voltage within this minimum/maximum range.

# MICROPROCESSOR INTERFACING Interfacing the AD7836—16-Bit Interface

The AD 7836 can be interfaced to a variety of 16-bit microcontrollers or DSP processors. Figure 19 shows the AD 7836 interfaced to a generic 16-bit microcontroller/DSP processor. The lower address lines from the processor are connected to A0, A1 and A2 on the AD 7836 as shown. The upper address lines are decoded to provide a chip select signal for the AD 7836. They are also decoded (in conjunction with the lower address lines if need be) to provide a SEL signal. The fast interface timing of the AD 7836 allows direct interface to a wide variety of microcontrollers and DSPs as shown in Figure 19.



\*ADDITIONAL PINS OMITTED FOR CLARITY

Figure 19. AD7836 Parallel Interface

#### **APPLICATIONS**

### Power Supply Bypassing and Grounding

In any circuit where accuracy is important, careful consideration of the power supply and ground return layout helps to ensure the rated performance. The printed circuit board on which the AD 7836 is mounted should be designed such that the analog and digital sections are separated and confined to certain areas of the board. This facilitates the use of ground planes that can be separated easily. A minimum etch technique is generally best for ground planes as it gives the best shielding. Digital and analog ground planes should only be joined at one place. If the AD 7836 is the only device requiring an AGND to DGND connection, then the ground planes should be connected at the AGND and DGND pins of the AD 7836. If the AD 7836 is in a system where multiple devices require an AGND to DGND connection, the connection should still be made at one point only, a star ground point which should be established as close as possible to the AD 7836.

Digital lines running under the device should be avoided as these will couple noise onto the die. The analog ground plane should be allowed to run under the AD 7836 to avoid noise coupling. The power supply lines of the AD 7836 should use as large a trace as possible to provide low impedance paths and reduce the effects of glitches on the power supply line. Fast switching signals like clocks should be shielded with digital ground to avoid radiating noise to other parts of the board and should never be run near the analog inputs.

A void crossover of digital and analog signals. T races on opposite sides of the board should run at right angles to each other. T his reduces the effects of feedthrough through the board. A microstrip technique is by far the best but not always possible with a double sided board. In this technique, the component side of the board is dedicated to ground plane while signal traces are placed on the solder side.

The AD 7836 should have ample supply bypassing located as close to the package as possible, ideally right up against the device. Figure 20 shows the recommended capacitor values of  $10~\mu F$  in parallel with  $0.1~\mu F$  on each of the supplies. The  $10~\mu F$  capacitors are the tantalum bead type. The  $0.1~\mu F$  capacitor should have low Effective Series Resistance (ESR) and Effective Series Inductance (ESI), such as the common ceramic types, which provide a low impedance path to ground at high frequencies to handle transient currents due to internal logic switching.





Figure 20. Recommended Decoupling Scheme for AD7836

-10- REV. 0

## Automated Test Equipment.

The AD 7836 is particularly suited for use in an automated test environment. Figure 21 shows the AD 7836 providing the necessary voltages for the pin driver and the window comparator in a typical ATE pin electronics configuration. AD 588s are used to provide reference voltages for the AD 7836. In the configuration shown, the AD 588s are configured so that the voltage at Pin 1 is 5 V greater than the voltage at Pin 9 and the voltage at Pin 15 is 5 V less than the voltage at Pin 9.



\*ADDITIONAL PINS OMITTED FOR CLARITY

Figure 21. ATE Application

One of the AD 588s is used as a reference for DACs 1 and 2. These DACs are used to provide high and low levels for the pin driver. The pin driver may have an associated offset. This can be nulled by applying an offset voltage to Pin 9 of the AD 588. First, the code  $1000\ldots0000$  is loaded into the DACA latch and the pin driver output is set to the DACA output. The  $V_{OFFSET}$  voltage is adjusted until 0 V appears between the pin driver output and DUT GND. This causes both  $V_{REF}(+)$  and  $V_{REF}(-)$  to be offset with respect to AGND by an amount equal to  $V_{OFFSET}$ . However, the output of the pin driver will vary from -10 V to +10 V with respect to DUT GND as the DAC input code varies from  $000\ldots000$  to  $111\ldots111$ . The  $V_{OFFSET}$  voltage is also applied to the DUTGND pins. When a clear is performed on the AD 7836, the output of the pin driver will be 0 V with respect to Device GND.

The other AD 588 is used to provide a reference voltage for DACs C and D. These provide the reference voltages for the window comparator shown in the diagram. Note that Pin 9 of this AD 588 is connected to D evice GND. This causes  $V_{REF}(+)C$  & D and  $V_{REF}(-)C$  & D to be referenced to Device GND. As DAC 3 and DAC 4 input codes vary from  $000\ldots000$  to  $111\ldots111$ ,  $V_{OUT}3$  and  $V_{OUT}4$  vary from -10 V to +10 V with respect to Device GND. Device GND is also connected to DUTGND. When the AD 7836 is cleared,  $V_{OUT}C$  and  $V_{OUT}D$  are cleared to 0 V with respect to DEVICE GND.

TrimDAC is a registered trademark of Analog Devices, Inc.

# Programmable Reference Generation for the AD 7836 in an ATE Application.

The AD 7836 is particularly suited for use in an automated test environment. The reference input for the AD 7836 quad 14-bit DAC requires two references for each DAC. Programmable references may be a requirement in some ATE applications as the offset and gain errors at the output of each DAC can be adjusted by varying the voltages on the reference pins of the DAC. To trim offset errors, the DAC is loaded with the digital code  $000\ldots000$  and the voltage on the  $V_{REF}(-)$  pin is adjusted until the desired negative output voltage is obtained. To trim out gain errors, first the offset error is trimmed. Then the DAC is loaded with the code  $111\ldots111$  and the voltage on the  $V_{REF}(+)$  pin is adjusted until the desired full scale voltage minus one LSB is obtained.

It is not uncommon in ATE design, to have other circuitry at the output of the AD 7836 that can have offset and gain errors of up to say  $\pm 300$  mV. These offset and gain errors can be easily removed by adjusting the reference voltages of the AD 7836. The AD 7836 uses nominal reference values of  $\pm 5$  V to achieve an output span of  $\pm 10$  V. Since the AD 7836 has a gain of two from the reference inputs to the DAC output, adjusting the reference voltages by  $\pm 150$  mV will adjust the DAC offset and gain by  $\pm 300$  mV.

There are a number of suitable 8- and 10-bit DACs available that would be suitable to drive the reference inputs of the AD 7836, such as the AD 7804 which is a quad 10-bit digital-to-analog converter with serial load capabilities. The voltage output from this DAC is in the form of  $V_{BIAS} \pm V_{SWING}$  and rail to rail operation is achievable. The voltage reference for this DAC can be internally generated or provided externally. This DAC also contains an 8-bit SUB DAC which can be used to shift the complete transfer function of each DAC around the  $V_{BIAS}$  point. This can be used as a fine trim on the output voltage. In this Application two AD 7804s are required to provide programmable reference capability for all four DACs. One AD 7804 is used to drive the  $V_{REF}(+)$  pins and the second package used to drive the  $V_{REF}(-)$  pins.

Another suitable DAC for providing programmable reference capability is the AD 8803. This is an octal 8-bit trimDAC  $^{\oplus}$  and provides independent control of both the top and bottom ends of the trimDAC. This is helpful in maximizing the resolution of devices with a limited allowable voltage control range.

The AD 8803 has an output voltage range of GND to  $V_{DD}$  (0 V to +5 V). To trim the  $V_{REF}(+)$  input, the appropriate trim range on the AD 8803 DAC can be set using the  $V_{REFL}$  and  $V_{REFH}$  pins allowing 8 bits of resolution between the two points. This will allow the  $V_{REF}(+)$  pin to be adjusted to remove gain errors.

To trim the  $V_{REF}(-)$  voltage, some method of providing a trim voltage in the required negative voltage range is required. N either the AD 7804 or the AD 8803 can provide this range in normal operation as their output range is 0 V to +5 V. There are two methods of producing this negative voltage. One method is to provide a positive output voltage and then to level shift that analog voltage to the required negative range. Alternatively these DACs can be operated with supplies of 0 V and a -5 V, with the  $V_{DD}$  pin connected to 0 V and the GND pin connected

REV. 0 -11-

to –5 V. Now these can be used to provide the negative reference voltages for the  $V_{REF}(-)$  inputs on the AD 7836. However, the digital signals driving the DACs need to be level shifted

from the 0 V to +5 V range to the -5 V to 0 V range. Figure 22 shows a typical application circuit to provide programmable reference capabilities for the AD 7836.





Figure 22. Programmable Reference Generation for the AD7836

# **OUTLINE DIMENSIONS**

Dimensions shown in inches and (mm).

# 44-Pin PQFP (S-44)



-12- REV. 0